Part Number Hot Search : 
DTC113T C8106 ALN1960 SP392K UPC811 W78E354 ITS3100A 6968D
Product Description
Full Text Search
 

To Download BH6456GUL Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1/19 www.rohm.com 2012.03 - rev. a ? 2012 rohm co., ltd. all rights reserved. system lens driver series for mobile phone cameras 2-wire serial interface lens driver for voice coil motor (i 2 c bus compatible) BH6456GUL general description the BH6456GUL motor driver provide 1 full on driver a h-bridge. this lens driver is offered in an ultra-small functional lens system for use in an auto focus system using a piezo actuator. features ? ultra-small chip size package . ? low on-resistance power cmos output. ? built-in 15mhz oscillator ? built-in uvlo (under voltage locked out: uvlo). ? built-in tsd (thermal shut down) circuit. ? standby current consumption: 0 a typ. ? 1.8v can be put into each control input terminal applications ? for auto focus of camera module ? digital still camera ? camera modules ? lens auto focus ? web cameras key specifications ? pch on resistance: 0.70 (typ.) ? nch on resistance: 0.70 (typ.) ? standby current consumption: 0 a (typ.) ? 15mhz osc: 3.0% ? operating temperature range: -25 to +85 package(s) w(typ.) x d(typ.) x h(max.) vcsp50l1 1.95mm x 1.00mm x 0.55mm typical application circuit(s) product structure silicon monolithic integrated circuit this product is not designed prot ection against radioactive rays no.12015eat03 sda scl vreg gnd outb outa vm pre driver band gap uvlo 2-wire serial interface 15mhz osc controller ps tsd h bridge vcc fig.1 block diagram
technical note 2/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. 1 2 3 4 avm outb scl sda b outa gnd vcc ps absolute maximum ratings (ta=+25c) parameter symbol limit unit power supply voltage vc c -0.3 to +4.5 v motor power supply voltage vm -0.3 to +5.5 v power save input voltage vps -0.3 to vcc+0.3 v control input voltage vin -0.3 to vcc+0.3 v power dissipation pd 530* 1 mw operating temperature range topr -25 to +85 c junction temperature tjmax +125 c storage temperature range tstg -55 to +125 c h-bridge output current iout -500 to +500 *2 ma *1 conditions: mounted on a glass epoxy board (50mm ? 58mm ? 1.75mm; 8 layers). in case of ta>25c, reduced by 5.3 mw/c. *2 must not exceed pd, aso, or tjmax of 125c. operating conditions (ta= -25c to +85c) parameter symbol min. typ. max. unit power supply voltage vcc 2.3 3.0 3.6 v motor power supply voltage vm 2.3 3.0 4.8 v power save input voltage vps 0 - vcc v control input voltage vin 0 - vcc v 2-wire serial interface transmission rate scl - - 400 khz h-bridge output current iout - - ? 400 *3 ma *3 must not exceed pd, aso. ? package outline ? pin arrangement (top view) fig.2 vcsp50l1 package (unit: mm) fig.3 pin arrangement (top view) top view side view bottom view 1.0 0.05 1.95 0.05 0.1 0.05 0.55max 0.25 0.1 ( 0.15) index post 1pin mark p=0.5 1 0.25 0.05 p=0.5 3 0.225 0.05 aau lot no.
technical note 3/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. electrical characteristics (unless otherwise specified ta=25c, vcc=3.0v ) parameter symbol limit unit conditions min. typ. max. overall circuit current during standby operation iccst - 0 1 a ps=l circuit current icc - 3.2 6.4 ma ps=h, scl=400khz, osc active uvlo uvlo voltage vuvlo 1.8 - 2.2 v power save input high level input voltage vpsh 1.5 - vcc v low level input voltage vpsl 0 - 0.5 v high level input current ipsh 15 30 60 a vinh=3.0v low level input current ipsl -3 0 - a vinl=0v control input(sda,scl) high level input voltage vinh 1.5 - vcc v low level input voltage vinl 0 - 0.5 v low level output voltage vol - - 0.4 v iin=3.0ma (sda) high level input current iinh -10 - 10 a input voltage=vcc low level input current iinl -10 - 10 a input voltage=gnd h bridge drive output on-resistance ronp - 0.7 1.0 ? ronn - 0.7 1.0 ? cycle length of sequence drive tmin 10.35 10.67 11.00 s *4 built in clk 160 count output rise time tr - 0.1 0.8 s *5 7.5 load condition output fall time tf - 0.02 0.4 s *5 7.5 load condition *4 the time that 1 cycle of sequence drive at the below setting of 2-wire serial data ta[7:0] = 0x13, brake1[7:0] = 0x03, tb[7:0] = 0x1e, brake2[7:0] = 0x6b, osc[2:0] = 0x0 *5 output switching wave 100 0% tf tr 90% 10% 10% 90% output voltage
technical note 4/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. 2 wire serial interface register detail resister address w3 w2 w1 w0 d7 d6 d5 d4 d3 d2 d1 d0 0h 0 0 0 0 hize initb[2] initb[1] initb[0] init start mode dir 1h 0 0 0 1 ta[7] ta[6] ta[5] ta[4] ta[3] ta[2] ta[1] ta[0] 2h 0 0 1 0 brake1[7] brake1[6] brake1[5] brak e1[4] brake1[3] brake1[2] brake1[1] brake1[0] 3h 0 0 1 1 tb[7] tb[6] tb[5] tb[4] tb[3] tb[2 ] tb[1] tb[0] 4h 0 1 0 0 brake2[7] brake2[6] brake2[5] brak e2[4] brake2[3] brake2[2] brake2[1] brake2[0] 5h 0 1 0 1 cnt[7] cnt[6] cnt[5] cnt[4] cnt[3] cnt[2 ] cnt[1] cnt[0] 6h 0 1 1 0 cnt[15] cnt[14] cnt[13] cn t[12] cnt[11] cnt[10] cnt[9] cnt[8] 7h 0 1 1 1 pa pb osc[2] osc[1] osc[0] cntck[2] cntck[1] cntck[0] 8h 1 0 0 0 test test test test test test test test 9h 1 0 0 1 test test test test test test test test ah 1 0 1 0 test test test test test test ext initext bh 1 0 1 1 test test test test test test test test ch 1 1 0 0 test test test test test test test test write mode : s 0 0 0 1 1 0 0 0 a pst2t1t0w3w2w1w0 a d7d6d5d4d3d2d1d0 a p master is output write up date slave is output read mode :s00011000apst2t1t0w3w2w1w0as00011001ad7d6d5d4d3d2d1d 0na p write read s=start condition a=acknowledge ps=power save w3w0=resister addre ss p=stop condition a=not acknowledge t2t0=test bit d7d0=data
technical note 5/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. 2 wire serial interface action timing characteristics (unl ess otherwise specified, ta=-25 to +85c, vcc=2.3 to 4.8v) parameter symbol fast-mode *6 standard-mode *6 unit min. typ. max. min. typ. max. scl frequency fscl - - 400 - - 100 khz data clock high time thigh 0.6 - - 4.0 - - s data clock low time tlow 1.3 - - 4.7 - - s start condition hold time thd:sta 0.6 - - 4.0 - - s start condition setup time tsu:sta 0.6 - - 4.7 - - s data hold time thd:dat 0 - 0.9 0 - 3.45 s data setup time tsu:dat 100 - - 250 - - ns stop condition setup time tsu:sto 0.6 - - 4.0 - - s bus release time tbuf 1.3 - - 4.7 - - s noise removal valid period ti 0 - 50 0 - 50 ns *6 standard-mode and fast-mode 2-wire serial interface device s must be able to transmit or receive at that speed. the maximum bit transfer rates of 100 kbit/s for st andard-mode devices and 400 kbit/s for fast-mode devices this transfer rates is provided the maximum transfer rates, for ex ample it is able to drive 100 kbit/s of clocks with fast-mode . 2 wire serial interface data timing fig.4 serial data timing fig.5 start stop bit timing recommend to power supply turning on operation timing parameter symbol recommendation limit unit min. typ. max. ps input h voltage set-up time tps 1 - - us 2-wire serial interface input data set-up time ti2c 1 - - us sequence of data input timing to power supply scl tbuf sda thd : sta tsu : dat tr tf thd : dat thigh tlow scl start bit sda stop bit tsu : sta thd : sta tsu : sto vcc,vm ps 2-wire serial input tps ti2c 50% 50% 50% serial data
technical note 6/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. driving wave setting the structure of the driving wave for sidm *1 the state at a or b and c is hiz. *2 at mode=0,the output logic is a setting of a short brake. dir(address oh,d2) note 0 outa outb move to the direction of macro 1 outb outa move to the direction of driving wave is set by the 4 parameters of ta / brake1 / tb / brake2. osc period is set by the osc(internal clk basic cycle setting). ta : on section is ( ta +1-1) = ta counts for cw(ccw) state. brake1 : on section is (brake1 -1) count for short brake state. tb : on section is (tb1 -1) count for ccw(cw) state. brake2 : on section is (brake2 -1) count for short brake state. ex. in case of setting 1 cycle = 10.67 s ta = 1.27 s brake1 = 0.13 s tb = 1.93 s, brake2 = 7.07 s. osc[2:0]( = basic cycle setting ) = 3?b000 = basic cycle = 66.67ns and ta / brake1 / tb / brake2 setting below; ta[7:0] = 0x13 = 19 count on section = 19+1-1= 19 count brake1[7:0] = 0x03 = 3 count on section = 2 count tb[7:0] = 0x1e = 30 count on section = 29 count brake2[7:0] = 0x6b = 107 count on section = 106 count 1cycle=(ta+1)+brake1+tb+brake2 1osc 1osc 1osc 1osc 1osc 1osc ta+1 brake1 tb brake2 ta cw(ccw) ccw(cw) hiz *1 cw(ccw) short brake *2 short brake *2 .hiz *1 hiz *1 hiz *1 hiz *1 hiz *1 cw:forward rotation ccw:reverse rotation
technical note 7/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. driver function table sequence setting mode = 0, osc = 0x0 or osc 0x0 and hize = 0 output hiz h hiz l l l l l output l l l l hiz h hiz l mode hiz cw hiz short brake hiz ccw hiz short brake mode = 0, osc 0x0 and hize = 1 output hiz(66.67ns ec) h h hiz(66.67ns ec) l l l l l l output l l l l hiz(66.67ns ec) h h hiz *3 l mode hiz(66.67ns ec) cw cw hiz(66.67ns ec) short brake short brake hiz(66.67ns ec) ccw ccw hiz *3 short brake *3 the output status of dosen?t become from hiz(66.67nsec) to low.it is outputted hiz. mode = 1, osc = 0x0 or osc 0x0 and hize = 0 output hiz h hiz hiz l l l hiz output l l l hiz hiz h hiz hiz mode hiz cw hiz hiz hiz ccw hiz hiz mode = 1, osc 0x0 and hize = 1 output hiz(66.67ns ec) h h hiz hiz hiz(66.67ns ec) l l l *4 hiz output l l l(66.67nsec ) hiz hiz hiz(66.67ns ec) h h hiz hiz mode hiz(66.67ns ec) cw cw hiz hiz hiz(66.67ns ec) ccw ccw hiz hiz *4 the output status of dosen?t become from low (66.67nsec) to hiz .it is outputed low. truth table of pa and pb sequence pa pb outa outb function mode off 0 0 z z stop off 0 1 l h ccw off 1 0 h l cw off 1 1 l l short brake on x x - - follow with the sequence
technical note 8/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. normal sequence setting ta[7:0], brake1[7:0 ], tb[7:0], brake2[7:0], osc[2:0], hize, pa, pb, cntck[2:0], cnt[15:0] macro direction select 1cycle input data start direction select input data dir outa outb output data ext normal sequence move to macro direction (movement at set cycle) normal sequence move to to direction set output logic by pa , pb in this case of short brake pa , pb internal counter count up count up reset reset macro direction select 1cycle direction select normal sequence move to macro direction normal sequence move to macro direction see out p ut lo g ic b y p a, p b count up count up set value set value start = hi lo while normal sequence, stop the sequence set output logic by input data start input data dir outa outb output data ext internal counter set value in the case of dir = lo hi or hi lo input while start=hi,reset setting cycle,and start normal
technical note 9/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. initial sequence setting ta[7:0], brake1[7:0], tb[7:0], brake2[7:0], osc[2:0], hize, pa, pb, cntck[2:0], cnt[ 15:0], initb[2:0] count stop stop squence i2c input data init i2c output data initext i2c input data start direction m dir n ormal sequence dir n ormal sequence move to macro direction setting initb[2:0] move to direction ignore dir(i2c) signal initial sequence s et output logic by pa , pb(i2c) internal counter count up count up count up count up count up reset reset reset setting value direction set output set output set output in the case of init(i2c)= hi lo input while start(i2c)=lo,initext=hi lo output. in the case of start(i2c)=lo hi input while initial sequence, reset setting cycle, and start normal sequence. in the case of initial(i2c)= hi lo input while initial sequence, reset setting c ycle, and obey output logic by pa,pb(i2c). output set reset i2c input data init i2c output data initext i2c input data start direction m normal sequence set normal sequence initial sequence internal counter count up count up count up count up reset reset dir m count up initial sequence set output logic by pa,pb(i2c) reset output direction setting value set output set output direction setting value in the case of initext(i2c)=hi lo output at init(i2c)=hi lo after initial sequence ends. at start(i2c)=hi,it is initext(i2c)=hi regardless of the init(i2c) logic
technical note 10/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. stop sequence it changes to the next state after short brake 16.7 sec(typ) when the state transition shown in the following while the sequence is operating is done. ? when initial sequence direction ends ? when initial sequence ends ? when normal sequence ends ? when dir bit signal reversing input is done at start bit = h ? when initial sequence cancels ? when normal sequence cancels ? when the normal sequence interrupts at an initial sequence output rise, fall waveform a voltage = (vm voltage) ? (simulation dc out put current at the only resistance load) (upper side output on-r) b voltage = (simulation dc output cu rrent at the only resistance load) (lower side output on-r) (ex.) in case, the load is resistance element = 2 , capacity element = 0.033 f 25c, vm=3v, upper side output on-r = 1 , lower side output on-r = 1 a voltage = (vm voltage) ? ((vm voltage) (load (r)+ total on-r)) (upper side on-r) = 3v ? (3v (2 +(1 +1 ))) 1 = 2.25v b voltage = ((vm voltage) (load (r)+ total on-r)) (lower side on-r) = (3v (2 +(1 +1 ))) 1 = 0.75v rise time = trise (a 0.1 to a 0.9) = 100nsec typ fall time = tfall ((vm-b) 0.9+b to (vm-b) 0.1+b) = 100nsec typ vm 0v a a*0.9 a*0.1 0ma b (vm-b)*0.1+b (vm-b)*0.9+b tfall trise output voltage output current
technical note 11/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. register detail register catalogue bit bit name function address : 0h d0 dir output direction setting while normal sequence d1 mode mode of brake1/brake2 setting for initial/normal sequence d2 start start setting for normal sequence d3 init start setting for initial sequence d4 initb[0] macro direction se tting while initial sequence[0] d5 initb[1] macro direction setting while initial sequence [1] d6 initb[2] macro direction setting while initial sequence [2] d7 hize dead time setting lo: 1 cycle of osc[2:0] setting hi: internal clk 1 cycle typ 66.67nsec address : 1h d0 ta[0] drive waveform setting[0] ta d1 ta[1] drive waveform setting[1] ta d2 ta[2] drive waveform setting[2] ta d3 ta[3] drive waveform setting[3] ta d4 ta[4] drive waveform setting[4] ta d5 ta[5] drive waveform setting[5] ta d6 ta[6] drive waveform setting[6] ta d7 ta[7] drive waveform setting[7] ta address : 2h d0 brake1[0] drive waveform setting[0] brake1 d1 brake1[1] drive waveform setting[1] brake1 d2 brake1[2] drive waveform setting[2] brake1 d3 brake1[3] drive waveform setting[3] brake1 d4 brake1[4] drive waveform setting[4] brake1 d5 brake1[5] drive waveform setting[5] brake1 d6 brake1[6] drive waveform setting[6] brake1 d7 brake1[7] drive waveform setting[7] brake1 address : 3h d0 tb[0] drive waveform setting[0] tb d1 tb[1] drive waveform setting[1] tb d2 tb[2] drive waveform setting[2] tb d3 tb[3] drive waveform setting[3] tb d4 tb[4] drive waveform setting[4] tb d5 tb[5] drive waveform setting[5] tb d6 tb[6] drive waveform setting[6] tb d7 tb[7] drive waveform setting[7] tb
technical note 12/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. bit bit name function address : 4h d0 brake2[0] drive waveform setting[0] brake2 d1 brake2[1] drive waveform setting[1] brake2 d2 brake2[2] drive waveform setting[2] brake2 d3 brake2[3] drive waveform setting[3] brake2 d4 brake2[4] drive waveform setting[4] brake2 d5 brake2[5] drive waveform setting[5] brake2 d6 brake2[6] drive waveform setting[6] brake2 d7 brake2[7] drive waveform setting[7] brake2 address : 5h d0 cnt[0] drive time count setting[0] d1 cnt[1] drive time count setting[1] d2 cnt[2] drive time count setting[2] d3 cnt[3] drive time count setting[3] d4 cnt[4] drive time count setting[4] d5 cnt[5] drive time count setting[5] d6 cnt[6] drive time count setting[6] d7 cnt[7] drive time count setting[7] address : 6h d0 cnt[8] drive time count setting[8] d1 cnt[9] drive time count setting[9] d2 cnt[10] drive time count setting[10] d3 cnt[11] drive time count setting[11] d4 cnt[12] drive time count setting[12] d5 cnt[13] drive time count setting[13] d6 cnt[14] drive time count setting[14] d7 cnt[15] drive time count setting[15] address : 7h d0 cntck[0] drive time basic cycle setting[0] d1 cntck[1] drive time basic cycle setting [1] d2 cntck[2] drive time basic cycle setting [2] d3 osc[0] internal clk basic cycle setting[0] d4 osc[1] internal cl k basic cycle setting [1] d5 osc[2] internal cl k basic cycle setting [2] d6 pb output logic setting b d7 pa output logic setting a
technical note 13/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. bit bit name function address : 8h d0 cntout[0] drive time count value output[0] d1 cntout[1] drive time count value output[1] d2 cntout[2] drive time count value output[2] d3 cntout[3] drive time count value output[3] d4 cntout[4] drive time count value output[4] d5 cntout[5] drive time count value output[5] d6 cntout[6] drive time count value output[6] d7 cntout[7] drive time count value output[7] address : 9h d0 cntout[8] drive time count value output[8] d1 cntout[9] drive time count value output[9] d2 cntout[10] drive time count value output[10] d3 cntout[11] drive time count value output[11] d4 cntout[12] drive time count value output[12] d5 cntout[13] drive time count value output[13] d6 cntout[14] drive time count value output[14] d7 cntout[15] drive time count value output[15] address : ah d0 initext after initial sequence, hi output d1 ext hi output while normal sequence lo output at the stop mode d2 test d3 test d4 test d5 test d6 test d7 test address : bh d0 test d1 test d2 test d3 test d4 test d5 test d6 test d7 test address : ch d0 test d1 test d2 test d3 test d4 test d5 test d6 test d7 test
technical note 14/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. internal clk basic cycle setting [osc] internal clk 1 cycle = 66.67nsec(typ) magnificati on internal clk cycle number magnificati on internal clk cycle number magnificati on internal clk cycle number magnificati on internal clk cycle number 3?b000 1 3?b010 3 3?b100 5 3?b110 7 3?b001 2 3?b011 4 3?b101 6 3?b111 8 drive waveform [ta, brake1, tb, brake2] time setting osc cycle number time setting osc cycle number time setting osc cycle number time setting osc cycle number 8?b0000_0000 1 8?b0100_0000 64 8?b1000_0000 128 8?b1100_0000 192 8?b0000_0001 1 8?b0100_0001 65 8?b1000_0001 129 8?b1100_0001 193 8?b0000_0010 2 8?b0100_0010 66 8?b1000_0010 130 8?b1100_0010 194 8?b0000_0011 3 8?b0100_0011 67 8?b1000_0011 131 8?b1100_0011 195 8?b0011_1101 61 8?b0111_1101 125 8?b1101_1101 189 8?b 1111_1101 253 8?b0011_1110 62 8?b0111_1110 126 8?b1101_1110 190 8?b 1111_1110 254 8?b0011_ 1111 63 8?b0111_1111 127 8?b1101_ 1111 191 8?b 1111_1111 255 drive time basic cycle setting [cntck] magnificati on cycle number magnificati on cycle number magnificati on cycle number magnificati on cycle number 3?b000 1 3?b010 4 3?b100 15 3?b110 64 3?b001 2 3?b011 8 3?b101 32 3?b111 127
technical note 15/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. macro direction setting while initial sequence [initb] ( (total count number) = (cntck) (initb)) count setting cntck cycle number count setting cntck cycle number count setting cntck cycle number count setting cntck cycle number 3?b000 1 3?b010 4 3?b100 15 3?b110 64 3?b001 2 3?b011 8 3?b101 32 3?b111 127 drive time count setting [cnt] ( (total drive count number) = (cntck) (cnt)) count setting cntck cycle number count setting cntck cycle number count setting cntck cycle number count setting cntck cycle number 16?h0000 1 16?h4000 16384 16?h8000 32768 16?hc000 49152 16?h0001 1 16?h4001 16385 16?h8001 32769 16?hc001 49153 16?h0002 2 16?h4002 16386 16?h8002 32770 16?hc002 49154 16?h0003 3 16?h4003 16387 16?h8003 32771 16?hc003 49155 16?h3ffd 16381 16?h7ffd 32765 16?hbffd 49149 16?hfffd 65533 16?h3ffe 16382 16?h7ffe 32766 16?hbffe 49150 16?hfffe 65534 16?h3fff 16383 16?h7fff 32767 16?hbfff 49151 16?hffff 65535 (ex.) in case, setting cntck[2:0] = 3?b001, cnt[15:0] = 16?h8000 cntck cnt = 2 32768 = 65536count = 851.968msec (in case of setting a cycle = 13usec)
technical note 16/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. i/o peripheral circuit 1) pull up resistance of sda terminal sda is nmos open drain, so requires pull up resistance. as for this resistance value (r pu ), select an appropriate value to this resistance value from micro-controller v il , i l , and v ol ? i ol characteristics of this ic. if r pu is large, action frequency is limited. the smaller the r pu , the larger the consumpt ion current at action. 2) maximum value of r pu the maximum value of r pu is determined by the following factors. sda rise time to be determined by the capacity (cbus) of bus line of r pu and sda should be tr or below. and ac timing should be satisfied even when sda rise time is late. the bus electric potential v 1 to be determined by input leak total (il) of device connected to bus at output of ?h? to sda bus and rpu should sufficiently secure the input ?h ? level (vih) of micro-controller and driver including recommended noise margin 0.2vcc. vcc - i l r pu - 0.2 vcc R v ih r pu Q ????? example.) vcc = 3v, i l =10 a, v ih = 0.7 vcc from r pu Q = 30k ? 3) minimum value of r pu fig.6 2 wire serial interface 1 the minimum value of r pu is determined by the following factors. when ic outputs low, it s hould be satisfied that v olmax = 0.4v, and i olmax = 3ma. Q i ol ????? v olmax = 0.4v should secure the input ?l? level (vil) of mi cro-controller and driver including recommended noise margin 0.1vcc. v olmax Q vil-0.1 vcc ex.) vcc = 3v, v ol =0.4v, i ol = 3ma, micro-controller, driver v il = 0.3 vcc r pu R = 867[ ? ] and v ol = 0.4[v], v il = 0.3 3 = 0.9[v] therefore, the condition ( ) is satisfied. 4) pull up resistance of scl terminal when scl control is made at cmos output port, there is no need but in t he case there is timing where scl becomes ?hi-z?, add a pull up resistance. as for the pull up resistance, one of several k ? to several ten k ? is recommended in consideration of drive perfo rmance of output port of micro-controller. r pu bus line capacity cbus micro-controller br24lx sda terminal il il 0.8 3 - 0.7 3 10 10 -6 0.8 vcc - v ih i l vcc-v ol r pu 3 - 0.4 3 10 -3 v 1
technical note 17/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. cautions on micro-controller connection 1) r s in the 2 wire serial interface, it is recommended that sda port is of open dr ain input/output. however, when to use cmos input / output of tri state to sda port, inset a series resistance r s between the pull up resistance r pu and the sda terminal of driver. this controls ov er current that occurs when pmos of the micro-controller and nmos of driver are turned on simultaneously. r s also plays the role of protection of sd a terminal against surge. therefore, even when sda port is open drain input/output, r s can be used. fig.7 2 wire serial interface 2 fig.8 input / output collision timing 2) maximum value of r s the maximum value of r s is determined by the following relations. sda rise time to be determined by the capacity (c b ) of bus line of r pu and sda should be tr or below. and ac timing should be satisfied even when sda rise time is late. the bus electric potential v 2 to be determined by r pu and r s at the moment when driver outputs ?l? to sda bus should sufficiently secure the input ?l? level (v il ) of micro-controller including recommended noise margin 0.1vcc. +v ol +0.1 vcc Q v il r s Q r pu ???? example) when vcc = 3v, v il = 0.3 vcc, v ol = 0.4v, r pu = 20k ? , from fig.9 2 wire serial interface 3 r s Q 20 10 3 = 1.67[k ? ] 3) minimum value of r s the minimum value of r s is determined by over current at bus collisi on. when over current flows, noises in power source line, and instantaneous power failure of power source may occur. when allowable over current is defined as i, the following relation must be satisfied. determine the a llowable current in consideration of impedance of power source line in set and so forth. set the over current to driver 10ma or below. Q i ???? exampre) when vcc=3v, i=10ma, from r s R =300[ ? ] fig.10 2 wire serial interface 4 r pu micro-controller driver r s a ck over current flows to sda line by h output of micro-controller and l output of driver l output of driver scl h output of micro-controller sda r pu micro-controller driver r s vcc bus line capacity c b v il i ol v ol 3 10 10 -3 0.3 3 - 0.4 - 0.1 3 1.1 3 - 0.3 3 (vcc-v ol ) r s r pu +r s v il -v ol -0.1 vcc 1.1 vcc-v il vcc r s r pu microcontroller driver r s over current i h output l output v 2
technical note 18/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. operation notes 1) absolute maximum ratings use of the ic in excess of absolute maximum ratings, such as the applied voltage (v cc) or operating temperature range (topr), may result in ic damage. assumptions should not be made regarding the state of the ic (short mode or open mode) when such damage is suffered. a physical safety measure, such as a fuse, should be implemented when using the ic at times where the absolute maximum ratings may be exceeded. 2) storage temperature range (tstq) as long as the ic is kept within this range, there s hould be no problems in the ic?s performance. conversely, extreme temperature changes may result in poor ic perfo rmance, even if the changes are within the above range. 3) power supply and wiring be sure to connect the power terminals outside the ic. do not leave them open. bec ause a return current is generated by a counter electromotive fo rce of the motor, take necessary measures such as putting a capacitor between the power source and the ground as a passagewa y for the regenerative current. be sure to connect a capacitor of proper capacitance (0.1 f to 10 f) between the power source and the ground at the foot of the ic, and ensure that there is no problem in pro perties of electrolytic capacitors su ch as decrease in capacitance at low temperatures. when the connected powe r source does not have enough current absorbing capability, there is a possibility that the voltage of the power source line incr eases by the regenerative cu rrent an exceeds the absolute maximum rating of this product and the peripheral circuits. therefore, be sure to take physical safety measures su ch as putting a zener diode for a voltage clamp between the power source an the ground. 4) ground terminal and wiring the potential at gnd terminals should be made the lowest under any operating co nditions. ensure that there are no terminals where the potentials are below the potential at gnd terminals, incl uding the transient phenomena. the motor ground terminals rnf and pgnd, and the small signal ground terminal gnd are not interconnected with one another inside the ic. it is recommended that you should isolate the large-current rnf pattern and pgnd pattern from the small-signal gnd pattern, and should establish a on e-point grounding at a reference point of the set, to avoid fluctuation of small-signal g voltages caused by voltage changes due to pattern wire resistances and large currents. also prevent the voltage variat ion of the ground wiring patterns of external components. use short and thick power source and ground wirings to ensure low impedance. 5) thermal design use a proper thermal design that allows for a sufficient margin of the power dissipation (pd) at actual operating conditions. 6) pin short and wrong direction assembly of the device use caution when positioning the ic for mounting on print ed circuit boards. the ic may be damaged if there is any connection error or if positive and ground power supply termi nals are reversed. the ic may also be damaged if pins are shorted together or are shorted to other circuit?s power lines. 7) avoiding strong magnetic field malfunction may occur if the ic is used around a strong magnetic field. 8) aso ensure that the output transistors of the motor driver are not driven und er excess conditions of the absolute maximum ratings and aso. 9) tsd (thermal shut down) circuit if the junction temperature (tjmax) reac hes 150c, the tsd circuit will operate, and the coil output circuit of the motor will open. there is a temperature hysterics of approxim ately 25c. the tsd circuit is designed only to shut off the ic in order to prevent runaway the rmal operating. it is not designed to prot ect the ic or guarant ee its operation. the performance of the ic?s characteristics is not guarante ed and it is recommended that the device is replaced after the tsd is activated.
technical note 19/19 BH6456GUL www.rohm.com 2012.02 - rev. a ? 2012 rohm co., ltd. all rights reserved. 10) regarding the input pin of the ic this monolithic ic contains p + isolation and p substrate layers between adjacent elements to keep them isolated. p-n junctions are formed at the intersection of these p layers with the n layers of other elements, creating a parasitic diode or transistor. for example, the relation between each potential is as follows: when gnd > pin a, the p-n junction operates as a parasitic diode. when gnd > pin b, the p-n junction operat es as a parasitic diode and transistor. parasitic elements can occur inevitably in the structure of the ic. the operation of parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. accordingly, methods by which parasitic elements operate, such as applying a vo ltage that is lower than the gnd (p s ubstrate) voltage to an input pin, should not be used. ordering information b h 6 4 5 6 g u l e 2 part number package vcsp50l1 packaging and forming specification e2: embossed tape and reel n n n p + p + p p substrate gnd parasitic element resistor pin a n n n p + p + p p substrate gnd parasitic elements pin b transistor (npn) c b e n gnd pin a parasitic element pin b other adjacent elements e b c gnd parasitic elements fig.11 example of simple ic architecture
r1120 a www.rohm.com ? 2012 rohm co., ltd. all rights reserved. notice rohm customer support system http://www.rohm.com/contact/ thank you for your accessing to rohm product informations. more detail product informations and catalogs are available, please contact us. notes no copying or reproduction of this document, in part or in whole, is permitted without the consent of rohm co.,ltd. the content specified herein is subject to change for improvement without notice. the content specified herein is for the purpose of introducing rohm's products (hereinafter "products"). if you wish to use any such product, please be sure to refer to the specifications, which can be obtained from rohm upon request. examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the products. the peripheral conditions must be taken into account when designing circuits for mass production. great care was taken in ensuring the accuracy of the information specified in this document. however, should you incur any damage arising from any inaccuracy or misprint of such information, rohm shall bear no responsibility for such damage. the technical information specified herein is intended only to show the typical functions of and examples of application circuits for the produc ts. rohm does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by rohm and other parties. rohm shall bear no responsibility whatsoever for any dispute arising from the use of such technical information. the products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, commu- nication devices, electronic appliances and amusement devices). the products specified in this document are not designed to be radiation tolerant. while rohm always makes efforts to enhance the quality and reliability of its products, a product may fail or malfunction for a variety of reasons. please be sure to implement in your equipment using the products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any product, such as derating, redundancy, fire control and fail-safe designs. rohm shall bear no responsibility whatsoever for your use of any product outside of the prescribed scope or not in accordance with the instruction manual. the products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel- controller or other safety device). rohm shall bear no responsibility in any way for use of any of the products for the above special purposes. if a product is intended to be used for any such special purpose, please contact a rohm sales representative before purchasing. if you intend to export or ship overseas any product or technology specified herein that may be controlled under the foreign exchange and the foreign trade law, you will be required to obtain a license or permit under the law.


▲Up To Search▲   

 
Price & Availability of BH6456GUL

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X